EPFL Combinational Benchmark Suite

Benchmarks for logical gates optimizer

A collection of combinational VHDL benchmark circuits covering arithmetic, random control, and MtM categories, designed to stress-test logic synthesis and optimization algorithms. The suite includes circuits with known best gate counts and serves as a standard reference for publications in the IWLS and CAD communities.